 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Back CS8161 12 V, 5.0 V Low Dropout Dual Regulator with ENABLE The CS8161 is a 12 V/5.0 V dual output linear regulator. The 12V 5.0% output sources 400 mA and the 5.0 V 2.0% output sources 200 mA. The on board ENABLE function controls the regulator's two outputs. When the ENABLE pin is low, the regulator is placed in SLEEP mode. Both outputs are disabled and the regulator draws only 200 nA of quiescent current. The primary output, VOUT1 is protected against overvoltage conditions. Both outputs are protected against short circuit and thermal runaway conditions. The CS8161 is packaged in a 5 lead TO-220 with copper tab. The copper tab can be connected to a heat sink if necessary. Features * Two Regulated Outputs - 12 V 5.0%; 400 mA - 5.0 V 2.0%; 200 mA * Very Low SLEEP Mode Current Drain 200 nA * Fault Protection - Reverse Battery (-15 V) - 74 V Load Dump - -100 V Reverse Transient - Short Circuit - Thermal Shutdown 1 http://onsemi.com TO-220 FIVE LEAD T SUFFIX CASE 314D 1 5 TO-220 FIVE LEAD TVA SUFFIX CASE 314K 1 TO-220 FIVE LEAD THA SUFFIX CASE 314A 5 PIN CONNECTIONS AND MARKING DIAGRAM Tab = GND Pin 1. VIN 2. VOUT1 3. GND 4. ENABLE 5. VOUT2 CS8161 AWLYWW 1 A WL, L YY, Y WW, W = Assembly Location = Wafer Lot = Year = Work Week ORDERING INFORMATION* Device CS8161YT5 CS8161YTVA5 CS8161YTHA5 Package TO-220** STRAIGHT TO-220** VERTICAL TO-220** HORIZONTAL Shipping 50 Units/Rail 50 Units/Rail 50 Units/Rail *Consult your local sales representative for SO-16L package option. **Five lead. (c) Semiconductor Components Industries, LLC, 2001 1 January, 2001 - Rev. 5 Publication Order Number: CS8161/D CS8161 VOUT2 VIN Anti-saturation and Current Limit ENABLE + - Pre-Regulator + - VOUT1 Overvoltage Shutdown Anti-saturation and Current Limit + - Bandgap Reference GND Thermal Shutdown Figure 1. Block Diagram ABSOLUTE MAXIMUM RATINGS* Rating Input Voltage: Internal Power Dissipation Junction Temperature Range Storage Temperature Range Lead Temperature Soldering: ESD (Human Body Model) 1. 10 second maximum. 2. 60 second maximum above 183C *The maximum package power dissipation must be observed. Wave Solder (through hole styles only) (Note 1.) Reflow (SMD styles only) (Note 2.) Operating Range Overvoltage Protection Value -15 to 26 74 Internally Limited -40 to +150 -65 to +150 260 peak 230 peak 2.0 Unit V V - C C C C kV http://onsemi.com 2 CS8161 ELECTRICAL CHARACTERISTICS for VOUT: (6.0 V VIN 26 V; IOUT1 = 5.0 mA; IOUT2 = 5.0 mA; -40C TJ +150C; -40C TA +125C; unless otherwise specified.) Characteristic Primary Output Stage (VOUT1) Output Voltage, VOUT1 Dropout Voltage Line Regulation Load Regulation Quiescent Current Ripple Rejection Current Limit Reverse Polarity Input Voltage, DC Reverse Polarity Input Voltage, Transient Overvoltage Shutdown Short Circuit Current Secondary Output (VOUT2) Output Voltage, (VOUT2) Dropout Voltage Line Regulation Load Regulation Quiescent Current Ripple Rejection Current Limit Short Circuit Current ENABLE Function (ENABLE) Input ENABLE Threshold Input ENABLE Current Other Features Sleep Mode Thermal Shutdown Quiescent Current in Dropout VENABLE < 0.4 V - IOUT1 = 100 mA, IOUT2 = 50 mA - 150 - 0.2 - - 50 210 60 A C mA VOUT1 Off VOUT1 On VENABLE = 5.5 V VENABLE < 0.8 V - 2.00 80 -10 1.30 1.30 - - 0.80 - 500 10 V V A A 6.0 V VIN 26 V, IOUT2 200 mA IOUT2 200 mA 6.0 V VIN 26 V, 1.0 mA IOUT 200 mA 1.0 mA IOUT2 200 mA; VIN =14 V IOUT2 = 50 mA IOUT2 = 200 mA f = 120 Hz; IOUT = 10 mA, VIN = 15 V, 2.0 VRMS - - 4.90 - - - - - 42 200 - - 0.35 - - 5.0 20 - - - 5.10 0.60 50 50 10 35 - 600 400 V V mV mV mA mA dB mA mA 13 V VIN 26 V, IOUT1 400 mA IOUT1 = 400 mA 13 V VIN 20 V, 5.0 mA IOUT < 400 mA 5.0 mA IOUT1 400 mA, VIN = 14 V IOUT1 100 mA, No Load on VOUT2 IOUT1 400 mA, No Load on VOUT2 f = 120 Hz, IOUT = 300 A, VIN = 15.0 VDC, 2.0 VRMS - VOUT1 -0.6 V, 10 Load 1.0% Duty Cycle, t = 100 ms, VOUT -6.0 V, 10 Load - - 11.4 - - - - - 42 0.40 - - 28 - 12.0 0.35 - - 8.0 50 - - -30 -80 34 - 12.6 0.6 80 80 12 75 - 1.0 -18 -50 45 700 V V mV mV mA mA dB A V V V mA Test Conditions Min Typ Max Unit http://onsemi.com 3 CS8161 PACKAGE PIN DESCRIPTION PACKAGE LEAD # 5 Lead TO-220 1 2 3 4 5 LEAD SYMBOL VIN VOUT1 GND ENABLE VOUT2 FUNCTION Supply voltage, usually direct from battery. Regulated output 12 V, 400 mA (typ). Ground connection. CMOS compatible input lead; switches outputs on and off. When ENABLE is high VOUT1 and VOUT2 are active. Regulated output 5.0 V, 200 mA (typ). TYPICAL PERFORMANCE CHARACTERISTICS 12.150 12.110 12.070 12.030 Volt 1 11.990 11.950 11.910 11.870 11.830 11.790 11.750 -40 -20 0 20 40 60 80 100 120 140 160 10 VIN = 14 V IOUT1 = 5.0 A Line Regulation (mV) 5 0 -5 -10 -15 -20 -25 -30 -35 -40 0 50 VIN = 13-26V 25C 125C -40C 100 150 200 250 300 350 400 450 500 Temperature (C) Output Current (mA) Figure 2. Output Voltage vs. Temperature for VOUT1 15 10 5 Load Regulation (mV) 0 5 10 15 20 25 30 35 40 0 50 100 150 200 250 300 350 400 450 500 Figure 3. Line Regulation vs. Output Current for VOUT1 100 90 Quiescent Current (mA) 80 70 60 50 40 30 20 10 0 0 50 100 150 200 250 300 350 400 450 500 VIN = 14 V -40C VIN = 14 V No Load on VOUT2 125C -40C 25C 25C 125C Output Current (mA) Output Current (mA) Figure 4. Load Regulation vs. Output Current for VOUT1 Figure 5. Quiescent Current vs. Output Current for VOUT1 http://onsemi.com 4 CS8161 TYPICAL PERFORMANCE CHARACTERISTICS (continued) 600 550 500 450 400 350 300 250 200 150 100 50 0 0 50 100 150 200 250 300 350 400 450 500 VIN = 11 V Quiescent Current (mA) 25C 125C -40C 150 140 130 120 110 100 90 80 70 60 50 40 30 20 10 0 0 VIN = 11 V No Load on VOUT2 -40C 25C 125C Dropout Voltage (mV) 50 100 150 200 250 300 350 400 450 500 Output Current (mA) Output Current (mA) Figure 6. Dropout Voltage vs. Output Voltage for VOUT1 5.025 5.020 5.015 Output Voltage 5.010 5.005 5.000 4.995 4.990 4.985 4.980 4.975 -40 -20 0 20 40 60 80 100 120 140 160 Figure 7. Quiescent Current vs. Output Current @ Dropout for VOUT1 3 VIN = 11 V IOUT = 5.0 mA Load Regulation (mV) 2 1 0 -1 -2 -3 -4 -5 -6 -7 -8 0 VIN = 6.0-26V 125C -40C 25C 25 50 75 100 125 150 175 200 225 250 Temperature (C) Output Current (mA) Figure 8. Output Voltage vs. Temperature for VOUT2 8 6 4 2 0 -2 -4 -6 -8 -10 -12 -14 -16 -18 0 25 50 75 Figure 9. Line Regulation vs. Output Current for VOUT2 50 VIN = 14 V -40C Quiescent Current (mA) 45 40 35 30 25 20 15 10 5 VIN = 14 V No Load on VOUT1 -40C 125C 25C Load Regulation (mV) 25C 125C 100 125 150 175 200 225 250 0 0 25 50 75 100 125 150 175 200 225 250 Output Current (mA) Output Current (mA) Figure 10. Load Regulation vs. Output Current for VOUT2 Figure 11. Quiescent Current vs. Output Current for VOUT2 http://onsemi.com 5 CS8161 TYPICAL PERFORMANCE CHARACTERISTICS (continued) 800 750 700 650 600 550 500 450 400 350 300 250 200 150 100 50 0 0 60 VIN = 4.0 V No Load on VOUT1 125C Quiescent Current (mA) 55 50 45 40 35 30 25 20 15 10 5 0 25 50 75 100 125 150 175 200 225 250 0 25 50 75 100 125 150 175 200 225 250 VIN = 4.0 V -40C Dropout Voltage (mV) -40C 25C 125C 25C Output Current (mA) Output Current (mA) Figure 12. Dropout Voltage vs. Output Current for VOUT2 1.305 VIN = 14 V 1.300 ENABLE Voltage 80 IENABLE 1.295 60 40 1.290 20 1.285 -40 -20 0 20 40 60 80 100 120 140 Figure 13. Quiescent Current vs. Output Current @ Dropout for VOUT2 (1.8500 V, 253.9 nA.) 100 0 0 1 2 3 4 5 Temperature (C) VENABLE (V) Figure 14. Enable Threshold Voltage vs. Temperature Figure 15. ENABLE Current vs. ENABLE Voltage 5 4 IENABLE 3 2 1 0 0 5 10 15 20 25 VENABLE Figure 16. 12 mA ENABLE Current vs. ENABLE Voltage http://onsemi.com 6 CS8161 DEFINITION OF TERMS Dropout Voltage - The input-output voltage differential at which the circuit ceases to regulate against further reduction in input voltage. Measured when the output voltage has dropped 100 mV from the nominal value obtained at 14 V input, dropout voltage is dependent upon load current and junction temperature. Input Voltage - The DC voltage applied to the input terminals with respect to ground. Input Output Differential - The voltage difference between the unregulated input voltage and the regulated output voltage for which the regulator will operate. Line Regulation - The change in output voltage for a change in the input voltage. The measurement is made under conditions of low dissipation or by using pulse techniques such that the average chip temperature is not significantly affected. 60 V VIN 14 V 34 V 3.0 V 26 V 14V Load Regulation - The change in output voltage for a change in load current at constant chip temperature. Long Term Stability - Output voltage stability under accelerated life-test conditions after 1000 hours with maximum rated voltage and junction temperature. Output Noise Voltage - The rms AC voltage at the output, with constant load and no input ripple, measured over a specified frequency range. Quiescent Current - The part of the positive input current that does not contribute to the positive load current, i.e., the regulator ground lead current. Ripple Rejection - The ratio of the peak-to-peak input ripple voltage to the peak-to-peak output ripple voltage. Temperature Stability of VOUT - The percentage change in output voltage for a thermal variation from room temperature to either temperature extreme. ENABLE 2.0 V 0.8 V 12 V 12 V 2.4 V 12 V 0V 5.0 V 5.0 V 2.4 V 0V Turn On Load Dump Low VIN Line Noise, Etc. VOUT1 Short Circuit 0V 12 V 0V 5.0 V 0V 12 V 0V VOUT1 VOUT2 0V VOUT2 Short Circuit VOUT1 Thermal Shutdown Turn Off Figure 17. Typical Circuit Waveform APPLICATION DIAGRAM C1 * 0.1 F VIN CS8161 ENABLE VOUT2 + VOUT1 + Display C2 * 22 F Tuner C3 * 22 F GND * C1 required if regulator is located far from power supply filter. ** C2, C3 required for stability, value may be increased. Capacitor must operate at minimum temperature expected. Figure 18. Application Diagram http://onsemi.com 7 CS8161 APPLICATION NOTES Since both outputs are controlled by the same ENABLE, the CS8161 is ideal for applications where a sleep mode is required. Using the CS8161, a section of circuitry such as a display and nonessential 5.0 V circuits can be shut down under microprocessor control to conserve energy. The example in the Applications Diagram (Figure 18) shows an automotive radio application where the display is powered by the 12 V on VOUT1 and the Tuner IC is powered by the 5.0 V on VOUT2. Neither output is required unless both the ignition and the Radio On/Off switch are on. Stability Considerations The output or compensation capacitor (Application diagram C2 and C3) helps determine three main characteristics of a linear regulator: start-up delay, load transient response and loop stability. The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the cheapest solution, but, if the circuit operates at low temperatures (-25C to -40C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information. The values for the output capacitors C2 and C3 shown in the test and applications circuit should work for most applications, however it is not necessarily the best solution. To determine acceptable values for C2 and C3 for a particular application, start with tantalum capacitors of the recommended value on each output and work towards less expensive alternative parts for each output in turn. Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs on the oscilloscope. A decade box connected in series with the capacitor C2 will simulate the higher ESR of an aluminum capacitor.(Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible) Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions. Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature. Step 4: Maintain the worst case load conditions set in step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions. Step 5: If the capacitor C2 is adequate, repeat steps 3 and 4 with the next smaller valued capacitor. (A smaller capacitor will usually cost less and occupy less board space.) If the capacitor oscillates within the range of expected operating conditions, repeat steps 3 and 4 with the next larger standard capacitor value. Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real work environment. Vary the ESR to reduce ringing. Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in step 5 to test for any oscillations. Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of 20% so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitors should be less than 50% of the maximum allowable ESR found in step 3 above. Once the value for C2 is determined, repeat the steps to determine the appropriate value for C3. Calculating Power Dissipation in a Dual Output Linear Regulator The maximum power dissipation for a dual output regulator (Figure 19) is PD(max) + VIN(max) * VOUT1(min) IOUT1(max) ) VIN(max) * VOUT2(min) IOUT2(max) ) VIN(max)IQ (1) where: VIN(max) is the maximum input voltage, VOUT1(min) is the minimum output voltage from VOUT1, VOUT2(min) is the minimum output voltage from VOUT2, IOUT1(max) is the maximum output current, for the application, IOUT2(max) is the maximum output current, for the application, and IQ is the quiescent current the regulator consumes at IOUT(max). Once the value of PD(max) is known, the maximum permissible value of RJA can be calculated: RQJA + 150C * TA PD (2) The value of RJA can be compared with those in the package section of the data sheet. Those packages with RJA's less than the calculated value in equation 2 will keep the die temperature below 150C. In some cases, none of the packages will be sufficient to dissipate the heat generated by the IC, and an external heatsink will be required. http://onsemi.com 8 CS8161 IIN VIN IOUT1 VOUT1 Smart Regulator Each material in the heat flow path between the IC and the outside environment will have a thermal resistance. Like series electrical resistances, these resistances are summed to determine the value of RJA: RQJA + RQJC ) RQCS ) RQSA (3) Control Features IOUT2 VOUT2 IQ where: RJC = the junction-to-case thermal resistance, RCS = the case-to-heatsink thermal resistance, and RSA = the heatsink-to-ambient thermal resistance. RJC appears in the package section of the data sheet. Like RJA, it too is a function of package type. RCS and RSA are functions of the package type, heatsink and the interface between them. These values appear in heat sink data sheets of heat sink manufacturers. Figure 19. Dual Output Regulator With Key Performance Parameters Labeled. Heat Sinks A heat sink effectively increases the surface area of the package to improve the flow of heat away from the IC and into the surrounding air. http://onsemi.com 9 CS8161 PACKAGE DIMENSIONS TO-220 FIVE LEAD T SUFFIX CASE 314D-04 ISSUE E -T- -Q- B C E SEATING PLANE U K 12345 A L NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM. DIM A B C D E G H J K L Q U INCHES MIN MAX 0.572 0.613 0.390 0.415 0.170 0.180 0.025 0.038 0.048 0.055 0.067 BSC 0.087 0.112 0.015 0.025 0.990 1.045 0.320 0.365 0.140 0.153 0.105 0.117 MILLIMETERS MIN MAX 14.529 15.570 9.906 10.541 4.318 4.572 0.635 0.965 1.219 1.397 1.702 BSC 2.210 2.845 0.381 0.635 25.146 26.543 8.128 9.271 3.556 3.886 2.667 2.972 G D 5 PL J H M 0.356 (0.014) M TQ TO-220 FIVE LEAD TVA SUFFIX CASE 314K-01 ISSUE O -T- C -Q- B E SEATING PLANE NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM. INCHES MIN MAX 0.560 0.590 0.385 0.415 0.160 0.190 0.027 0.037 0.045 0.055 0.530 0.545 0.067 BSC 0.014 0.022 0.785 0.800 0.321 0.337 0.063 0.078 0.146 0.156 0.271 0.321 0.146 0.196 0.460 0.475 5 MILLIMETERS MIN MAX 14.22 14.99 9.78 10.54 4.06 4.83 0.69 0.94 1.14 1.40 13.46 13.84 1.70 BSC 0.36 0.56 19.94 20.32 8.15 8.56 1.60 1.98 3.71 3.96 6.88 8.15 3.71 4.98 11.68 12.07 5 W A L 1 2 3 4 5 U F K M J M DIM A B C D E F G J K L M Q R S U W D 0.356 (0.014) M 5 PL TQ G R S http://onsemi.com 10 CS8161 TO-220 FIVE LEAD THA SUFFIX CASE 314A-03 ISSUE E NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM. INCHES MIN MAX 0.572 0.613 0.390 0.415 0.170 0.180 0.025 0.038 0.048 0.055 0.570 0.585 0.067 BSC 0.015 0.025 0.730 0.745 0.320 0.365 0.140 0.153 0.210 0.260 0.468 0.505 MILLIMETERS MIN MAX 14.529 15.570 9.906 10.541 4.318 4.572 0.635 0.965 1.219 1.397 14.478 14.859 1.702 BSC 0.381 0.635 18.542 18.923 8.128 9.271 3.556 3.886 5.334 6.604 11.888 12.827 -T- B -P- OPTIONAL CHAMFER SEATING PLANE C E Q U A L F K G 5X 5X J D 0.014 (0.356) M S TP M DIM A B C D E F G J K L Q S U PACKAGE THERMAL DATA Parameter RJC RJA Typical Typical TO-220 FIVE LEAD 2.0 50 Unit C/W C/W http://onsemi.com 11 CS8161 ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. PUBLICATION ORDERING INFORMATION NORTH AMERICA Literature Fulfillment: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada N. American Technical Support: 800-282-9855 Toll Free USA/Canada EUROPE: LDC for ON Semiconductor - European Support German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com French Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) Email: ONlit-french@hibbertco.com English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland CENTRAL/SOUTH AMERICA: Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com ON Semiconductor Website: http://onsemi.com For additional information, please contact your local Sales Representative. http://onsemi.com 12 CS8161/D |
Price & Availability of CS8161
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |